

## In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Currently Amended) A multiply-accumulate module comprising:  
2 a multiply-accumulate core, wherein said multiply-accumulate  
3 core comprises:

4 a plurality of Booth encoder cells;

5 a plurality of Booth decoder cells connected to at least  
6 one of said Booth encoder cells; and

7 a plurality of Wallace tree cells connected to at least  
8 one of said Booth decoder cells;

9 wherein said multiply-accumulate module includes a plurality  
10 of electrical paths which further include at least one critical  
11 path, said at least one critical path being an electrical path for  
12 which an amount of time that it takes for an electrical signal to  
13 travel from an input of said multiply-accumulate core to an output  
14 of said multiply-accumulate core is greater than or equal to a  
15 predetermined amount of time and less than a longest amount of time  
16 that it takes any other electrical signal to travel from said input  
17 of said multiply-accumulate core to said output of said multiply-  
18 accumulate core, wherein said predetermined amount of time is less  
19 than said longest amount of time;

20 said plurality of Booth decoder cells includes at least one  
21 first Booth decoder cell and at least one second Booth decoder  
22 cell, each of said at least one first Booth decoder cell  
23 structurally the same as each of said at least one second Booth  
24 decoder cells except that ~~a width of~~ at least one of a first  
25 plurality of transistors of said first Booth decoder cell is  
26 constructed to have a width greater than a width of a corresponding  
27 one of a second plurality of transistors of said second Booth  
28 decoder cell;

29        said plurality of Wallace tree cells including at least one  
30 first Wallace tree cell and at least one second Wallace tree cell,  
31 each of said at least one first Wallace tree cell structurally the  
32 same as each of said at least one second Wallace tree cell except  
33 that ~~a width of~~ at least one of a first plurality of transistors of  
34 said first Wallace tree cell is constructed to have a width greater  
35 than a width of a corresponding one a second plurality of  
36 transistors of said second Wallace tree cell;

37        wherein said at least one first Wallace tree cell and said at  
38 least one first Booth decoder cell are disposed on said at least  
39 one critical path; and

40        wherein said at least one second Wallace tree cell and said at  
41 least one second Booth decoder cell are disposed on an electrical  
42 path not said at least one critical path and are not disposed on  
43 any of said at least one critical path.

2.        (Canceled)

1        3.        (Previously Presented) The multiply-accumulate module of claim  
2 1, wherein said multiply-accumulate core further comprises:

3        an adder connected to at least one of said Wallace tree cells;

4        a saturation detector connected to said adder, wherein said  
5 multiply-accumulate module further comprises:

6        at least one input register connected to at least one of said  
7 Booth encoding cells; and

8        at least one result register connected to said saturation  
9 detector.

4 to 9.        (Canceled)

10. (Currently Amended) A parallel multiplier comprising:  
a parallel multiplier core, wherein said parallel multiplier core comprises:  
a plurality of Booth encoder cells;  
a plurality of Booth decoder cells connected to at least one of said Booth encoder cells; and  
a plurality of Wallace tree cells connected to at least one of said Booth decoder cells;  
wherein said parallel multiplier includes a plurality of electrical paths which further include at least one critical path, said at least one critical path being an electrical path for which an amount of time that it takes for an electrical signal to travel from an input of said parallel multiplier core to an output of said parallel multiplier core is greater than or equal to a predetermined amount of time and less than a longest amount of time that it takes any other electrical signal to travel from said input of said parallel multiplier core to said output of said parallel multiplier core, wherein said predetermined amount of time is less than said longest amount of time;  
said plurality of Booth decoder cells includes at least one first Booth decoder cell and at least one second Booth decoder cell, each of said at least one first Booth decoder cell structurally the same as each of said at least one second Booth decoder cells except that ~~a width of~~ at least one of a first plurality of transistors of said first Booth decoder cell is constructed to have a width greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;  
said plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, each of said at least one first Wallace tree cell structurally the same as each of said at least one second Wallace tree cell except

that ~~a width of~~ at least one of a first plurality of transistors of said first Wallace tree cell is constructed to have a width greater than a width of a corresponding one a second plurality of transistors of said second Wallace tree cell;

wherein said at least one first Wallace tree cell and said at least one first Booth decoder cell are disposed on said at least one critical path; and

wherein said at least one second Wallace tree cell and said at least one second Booth decoder cell are disposed on an electrical path not said at least one critical path and are not disposed on any of said at least one critical path.

11. (Canceled)

12. (Previously Presented) The parallel multiplier of claim 10, wherein said parallel multiplier core further comprises:

an adder connected to at least one of said Wallace tree cells;

a saturation detector connected to said adder, wherein said parallel multiplier further comprises:

at least one input register connected to at least one of said Booth encoding cells; and

at least one result register connected to said saturation detector and at least one of said Wallace tree cells.

13 to 18. (Canceled)

19. (Currently Amended) A method of designing a multiply-accumulate module comprising the steps of:

providing a multiply-accumulate core, wherein the step of providing a multiply-accumulate core comprises the steps of:

providing a plurality of Booth encoder cells;

connecting a plurality of Booth decoder cells to at least one of said Booth encoder cells;

connecting a plurality of Wallace tree cells to at least one of said Booth decoder cells;

defining a predetermined amount of time greater than zero and less than a longest amount of time that it takes any electrical signal to travel from said input of said multiply-accumulate core to said output of said multiply-accumulate core;

defining at least one critical path within said multiply-accumulate module, said at least one critical path being an electrical path for which an amount of time that it takes for an electrical signal to travel from an input of said multiply-accumulate core to an output of said multiply-accumulate core is greater than or equal to said predetermined amount of time and less than said longest amount of time ;

defining a first Wallace tree cell and a second Wallace tree cell, each of said first Wallace tree cell structurally the same as each of said second Wallace tree cell except that ~~a width of~~ at least one of a first plurality of transistors of said first Wallace tree cell is constructed to have a width greater than a width of a corresponding one of a second plurality of transistors of said second Wallace tree cell;

defining a first Booth decoder cell and a second Booth decoder cell, each of said first Booth decoder cell structurally the each of same as said second Booth decoder cell except that ~~a width of~~ at least one of a first plurality of transistors of said first Booth decoder cell is constructed to have a width greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;

disposing at least one first Wallace tree cell and at least one first Booth decoder cell on said at least one critical path;

38 disposing at least one second Wallace tree cell and said  
39 at least one second Booth decoder cell are on an electrical path  
40 not said at least one critical path; and  
41 not disposing any second Wallace tree cell or any second  
42 Booth decoder cell on any of said at least one critical path.

1 20. (Currently Amended) A method of designing a parallel  
2 multiplier comprising the steps of:

3 providing a parallel multiplier core, wherein the step of  
4 providing a parallel multiplier core comprises the steps of:

5 providing a plurality of Booth encoder cells;  
6 connecting a plurality of Booth decoder cells to at least  
7 one of said Booth encoder cells;

8 connecting a plurality of Wallace tree cells to at least  
9 one of said Booth decoder cells;

10 defining a predetermined amount of time greater than zero  
11 and less than a longest amount of time that it takes any electrical  
12 signal to travel from said input of said parallel multiplier core  
13 to said output of said parallel multiplier core;

14 defining at least one critical path within said parallel  
15 multiplier, said at least one critical path being an electrical  
16 path for which an amount of time that it takes for an electrical  
17 signal to travel from an input of said parallel multiplier core to  
18 an output of said parallel multiplier core is greater than or equal  
19 to said predetermined amount of time and less than said longest  
20 amount of time;

21 defining a first Wallace tree cell and a second Wallace  
22 tree cell, each of said first Wallace tree cell structurally the  
23 same as each of said second Wallace tree cell except that ~~a width~~  
24 ~~of~~ at least one of a first plurality of transistors of said first  
25 Wallace tree cell is constructed to have a width greater than a

26 width of a corresponding one a second plurality of transistors of  
27 said second Wallace tree cell;

28         defining a first Booth decoder cell and a second Booth  
29 decoder cell, each of said first Booth decoder cell structurally  
30 the same as each of said second Booth decoder cell except that ~~a~~  
31 ~~width of~~ at least one of a first plurality of transistors of said  
32 first Booth decoder cell is constructed to have a width greater  
33 than a width of a corresponding one of a second plurality of  
34 transistors of said second Booth decoder cell;

35         disposing at least one first Wallace tree cell and at  
36 least one first Booth decoder cell on said at least one critical  
37 path;

38         disposing at least one second Wallace tree cell and at  
39 least one second Booth decoder cell are on an electrical path not  
40 said at least one critical path; and

41         not disposing any second Wallace tree cell or any second  
42 Booth decoder on any of said at least one critical path.